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ABSTRACT
Ultra-Low–Supply-Voltage Analog-to-Digital Converters
Alexander Craig Petrie
Department of Electrical and Computer Engineering, BYU
Master of Science
This thesis presents techniques to implement analog-to-digital converters (ADCs) under
an ultra-low-supply-voltage of 0.2 V to reduce the power consumption. The thesis proposes a
dynamic bulk biasing circuit to adjust the PMOS bulk voltage to balance the NMOS and PMOS
drain currents to guarantee functionality in the presence of process, voltage, and temperature
variations. The dynamic bulk bias circuit is analyzed rigorously to show its functionality. This
thesis also describes a new comparator suitable for a 0.2-V supply using ac-coupling, stacked
input pairs, and voltage-boosted load capacitor. A 10-bit 5-kS/s successive-approximationregister (SAR) ADC in a 180-nm CMOS process with a supply voltage of 0.2 V demonstrates
these ideas. The ADC exhibits a differential nonlinearity (DNL) and integral nonlinearity (INL)
within +0.42/-0.45 and +0.62/-0.67 LSB, respectively. The measured SFDR and SNDR at 5 kS/s
with a Nyquist-frequency input are 65.9 dB and 52.1 dB, respectively. The entire ADC and
dynamic bulk biasing circuitry consume 22 nW including leakage power to yield a figure-ofmeirt (FoM) of 8.8 fJ/conv.-step. Measurements of multiple chips show the proposed dynamic
bulk biasing fully recovers the ADC performance when the supply voltage is varied. The nW
power consumption makes the design well suited for wireless sensor node and energy harvester
applications.

Keywords: low voltage, dynamic bulk biasing, SAR ADC, subthreshold operation
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INTRODUCTION

Research Motivation and Description
Wireless sensor networks are an important component of many Internet-of-Things (IoT)
applications. In such distributed networks, which can be quite massive, low power design of the
wireless sensor modules is important in order to extend the battery life and reduce the cost
required to deploy and maintain these networks. Recently, energy harvesters have been proposed
to replace and complement the batteries that are typically used in the aforementioned sensor
networks [1]. Energy harvesters can convert ambient energy, solar energy, vibrational energy, or
wind energy into electrical power [2]. These harvesters often have output voltages that range
from tens to a few hundreds of mV. For example, the energy harvester in [3] had a 200 mV
output when exposed to a 5-degree thermal gradient. These energy harvesters provide a relatively
small amount of power, but it is enough to operate a wireless sensor module if it is not overly
power-hungry.
These self-sustainable sensor modules are complex systems composed of various
electrical components including the energy harvester itself (power source), sensors, ADCs,
digital processors, nonvolatile memory, and wireless communications modules. The sensors
typically require ADCs that operate in the range of a few kS/s. Many of the electrical blocks can
operate at a supply voltage (VDD) below 300 mV. However, it is very difficult for an ADC to
operate at such a low supply voltage unless it contains complicated power management circuitry.
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This additional circuitry is often power hungry, causing the ADC to be inefficient and costly to
include in the modules.
Recently, much research has been done regarding ADCs that can function with low
power supplies. The ADC architecture of choice in these designs has almost always been a
successive approximation register (SAR) ADC. This is because the SAR ADC achieves the
lowest power and highest energy efficiency at medium resolutions compared with other ADC
architectures [4]. Additionally, SAR ADCs have been proven to operate well at supply voltages
of a few hundred mV. A low power supply significantly reduces the power required by the
energy harvester and the overall wireless sensor module.
Most state-of-the-art ADCs that operate at low supply voltages use a supply voltage
higher than the threshold voltage of the transistors. Only a few designs have used a supply
voltage that is lower than the transistor threshold voltage. Sub-threshold circuit design presents
many challenges. Sampling switches do not conduct well, the digital logic is slow, and the
transistor drive strengths are diminished. Additionally, all sub-threshold designs are susceptible
to process, supply voltage, and temperature (PVT) variations, which can cause the circuits to
completely fail if not dealt with. In [5, 6, 7] SAR ADCs with 0.3 V supplies are achieved, but the
susceptibility to temperature is not addressed. [8] presents a SAR ADC design with a 0.2-V
supply and employs a temperature-compensated bias generator circuit to provide a constant bias
current over temperature variations. However, process variations are not discussed.
This thesis presents a SAR ADC operating at a 0.2-V supply in which all MOSFETs are
operating in the deep sub-threshold region. The SAR ADC achieves the best figure-of-merit
(FoM) of all existing SAR ADC designs less than 0.25 V. All circuits in the design are dynamic,
eliminating the need to use a bias current. The ability to function without a bias current reduces
2

the chances of failure due to PVT variation because such currents can be heavily PVT dependent
in the subthreshold region. This thesis also presents, for the first time, a dynamic bulk-biasing
circuit, which dynamically adjusts the relative transistor strengths so that the NMOS and PMOS
drain currents remain balanced. This dynamic capability greatly reduces the PVT dependence of
the design. Furthermore, a new comparator design is described using ac-coupling, stacked input
pairs, and voltage-boosted load capacitors. The ADC is fabricated and tested. Results show
consistent signal-to-noise and distortion-ratio (SNDR) performance over a variety of designs and
supply voltages.

Outline
Chapter 2 outlines the several design considerations that need to be taken into account for
the SAR ADC to operate at an ultra-low supply voltage. This includes noise, speed, and yield
analysis considerations. It also analyzes transistor I/V characteristics in the subthreshold region.
Chapter 3 explains the basic design, architecture, and operation of the SAR ADC design. Chapter
4 provides, in detail, an analysis of each of the main circuit blocks in the ADC including a novel
dynamic bulk voltage generator. Chapter 5 shows the experimental results of the fabricated SAR
ADC. Important ADC metrics are explained and applied to our design. Several designs are tested
to ensure good performance over process variation. Chapter 6 summarizes the main points of the
thesis and provides ideas for future work.
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2

SUBTHRESHOLD CIRCUIT DESIGN CONSIDERATIONS

CMOS Transistor I/V Characteristics
In traditional circuit theory, an n-type MOS (NMOS) device consists of two heavily-doped
n regions, which form the source and drain terminals, fabricated on a p-type substrate, which is
called the “bulk” or “body” terminal. A p-type MOS (PMOS) device is just the opposite, having
two p-doped regions fabricated on an n-type substrate. The transistor gate is formed by placing a
heavily-doped conductive piece of polysilicon on top of a thin layer of silicon dioxide. The
silicon dioxide insulates the gate from the substrate. When an electrical current is flowing
through the NMOS transistor, it flows in the substrate between the n-type drain and source
regions, underneath the substrate. As the gate voltage VG becomes more positive, the holes in the
p-substrate are repelled from the gate, which leaves negative ions behind. This is known as the
depletion region. As the gate voltage increases further, the negative charge in the depletion
region increases until electrons can flow from the source to the drain. This is said to occur when
the gate-to-source voltage (VGS) is greater than or equal to the transistor threshold voltage, VTH.
The transistor is considered to be in the “strong inversion” region. In a basic analysis of a
MOSFET, the transistor is completely off (no current can flow) unless VGS ≥ VTH.
In a 180 nm process, the typical VTH value is ~500 mV. This voltage is significantly greater
than the 200-mV supply we desire to use. According to simple circuit analysis, all transistors in
the design will be off. However, this is not actually the case. A basic analysis is not enough to
describe circuits that operate with VDD less than VTH. These types of circuits are said to operate
4

in the “subthreshold region”. In this region of operation, when VTH > VGS > 0, a weak inversion
layer exists between transistor source and drain. A small amount of current can flow still through
the weak inversion layer, and the current exhibits an exponential dependence on VGS. This
phenomenon is called “subthreshold conduction”. In order to understand subthreshold circuit
design, it is necessary to understand the equations that govern transistor I/V characteristics in this
region.
The drain current ID of a long-channel MOSFET operating in the subthreshold region can
be described by
𝑉𝑉𝐺𝐺𝐺𝐺 − 𝑉𝑉𝑇𝑇𝑇𝑇

where

𝐼𝐼𝐷𝐷 = 𝐼𝐼0 exp �

𝐼𝐼0 = 𝜇𝜇0 𝐶𝐶𝑜𝑜𝑜𝑜

𝑚𝑚𝑚𝑚𝑇𝑇

𝑊𝑊
𝐿𝐿

−𝑉𝑉𝐷𝐷𝐷𝐷

� �1 − exp �

𝑉𝑉𝑇𝑇

��,

𝑉𝑉𝑇𝑇2 (𝑚𝑚 − 1).

(2.1)

(2.2)

µo, Cox, VTH, W/L, and m are the zero bias mobility, per-unit-area gate capacitance, threshold
voltage, width/length, and the subthreshold slope of the transistor, respectively. VT = kt/q is the
thermal voltage, about 25 mV at room temperature. The subthreshold slope is
𝑚𝑚 = 1 +

𝐶𝐶𝑑𝑑𝑑𝑑
𝐶𝐶𝑜𝑜𝑜𝑜

,

(2.3)

where Cdm is the depletion capacitance per-unit-area of the transistor.
Some circuit designers choose to simplify (2.1) by lumping all process-related parameters
together and define IS as:
−𝑉𝑉

(2.4)

𝐼𝐼𝑆𝑆 = 𝐼𝐼0 exp � 𝑚𝑚𝑚𝑚𝑇𝑇𝑇𝑇 �.
𝑇𝑇
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This changes the drain current equation to
𝑉𝑉

−𝑉𝑉𝐷𝐷𝐷𝐷

𝐺𝐺𝐺𝐺
𝐼𝐼𝐷𝐷 = 𝐼𝐼𝑆𝑆 exp �𝑚𝑚𝑚𝑚
� �1 − exp �
𝑇𝑇

𝑉𝑉𝑇𝑇

(2.5)

��.

When VDS is large enough (about 3 times VT), the exponential term that includes VDS becomes
significantly small enough that we can approximate (2.5) as
𝑉𝑉

(2.6)

𝐺𝐺𝐺𝐺
𝐼𝐼𝐷𝐷 = 𝐼𝐼𝑆𝑆 exp �𝑚𝑚𝑚𝑚
�.
𝑇𝑇

In this state of operation, the drain current’s dependence on VDS is much less. (2.6) is somewhat
similar to an ideal BJT operating in the active region. Therefore, a subthreshold device still has
two regions of operation: triode, when the drain current can be described by (2.5), and active,
when the drain is described by (2.6).
We elect to verify (2.1)-(2.6) through simulations in Cadence. Figure 2-1 shows the
simulated MOSFET drain current versus VGS, and Figure 2-2 shows the drain current versus VDS.
Both plots sweep the respective voltages from 0 V to 200 mV. The transistor W/L is chosen to be
1/0.18. Analyzing the plots, we find that the foregoing equations accurately describe MOSFET
I/V characteristics in the subthreshold region. In figure 2-2, when the MOSFET is in the
subthreshold active region, there is a slight linear dependence on VDS. This is due to draininduced barrier-lowering (DIBL), an effect that is much more pronounced with short-channel
transistors.
It is also important to analyze how the bulk voltage affects ID. Typically, the bulk voltage
is set to ground for a NMOS and VDD for a PMOS. In subthreshold design, ID can be
significantly changed by varying the bulk voltage. However, great care must be taken to ensure
the bulk-to-source (or source-to-bulk for PMOS) voltage does not exceed the turn-on voltage of
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the pn junction formed by the substrate and source. For 0.2-V circuit design, this will not be a
problem because 0.2 V is less than the turn-on voltage. The threshold voltage is related to the
source-to-bulk voltage (VSB) by the following equation:
𝑉𝑉𝑇𝑇𝑇𝑇 = 𝑉𝑉𝑇𝑇𝑇𝑇0 + 𝛾𝛾��|2𝜙𝜙𝐹𝐹 + 𝑉𝑉𝑆𝑆𝑆𝑆 | − �|2𝜙𝜙𝐹𝐹 |�.

(2.7)

Figure 2-1: Simulated NMOS drain current versus gate-to-source voltage (VDS = 0.2 V)

Figure 2-2: NMOS drain current vs. drain-to-source voltage (VGS = 0.2 V)

If VSB is negative, the threshold voltage will decrease, thus increasing the drain current for a
given gate voltage by equation (2.1). We expect this increase to look somewhat exponential.
Figure 2-3 shows the plot of the drain current versus VBS, and it is indeed slightly exponential.
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Figure 2-3: NMOS drain current versus bulk-to-source voltage (VGS = 0.2 V, VDS = 0.2 V)

Because of the exponential dependency as shown in (2.1), the drain current in the
subthreshold region varies significantly more with temperature than in strong inversion. Figure
2-4 plots the drain current versus temperature in the subthreshold region. From the graph, ID can
vary greatly based on the surrounding temperature.

Figure 2-4: NMOS drain current versus temperature (VGS = 0.2 V, VDS = 0.2 V, VSB = 0 V)

Another important MOSFET characteristic is the transconductance or gm, which
determines the overall speed of the MOSFET. This is a measure of how much the drain current
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will change given a change in VGS. In the subthreshold region, the transconductance of a
MOSFET is:
𝛿𝛿𝛿𝛿

𝐼𝐼

𝑔𝑔𝑚𝑚 = 𝛿𝛿𝛿𝛿 𝐷𝐷 = 𝑚𝑚𝑚𝑚𝐷𝐷 .
𝐺𝐺𝐺𝐺

(2.8)

𝑇𝑇

Inverter Analysis
A 0.2 VDD in a 180-nm technology does not affect Boolean logic functions of digital
circuits. This can be perceived from the inverter transfer curve in Figure 2-5. The slope of the
transfer curve as the inverter output transitions from VDD to ground is large. Figure 2.6 shows
the inverter transfer curve with a 1.8-V supply and the slope is similar, which confirms that logic
levels will be suitable at 0.2 V.

Figure 2-5: Inverter transfer curve with a 0.2-V supply
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Figure 2-6: Inverter transfer curve with a 1.8-V supply

While the Boolean logic itself is not affected by the 0.2-V power supply, an ultra-low
VDD can significantly impact the rise/fall time and gate delay of the digital circuitry. Analysis of
a simple inverter offers insight into how more complicated digital logic would behave at a 0.2-V
supply. Figure 2-7 plots inverter delay versus supply voltage. In this plot, the delay is drawn on a
logarithmic scale to better demonstrate the effect of a low supply voltage. From 1.8 V to 0.2 V,
the inverter delay increases by more than 10,000 times. The delay is considerably greater at 0.2
V because the drain currents are much smaller. This also causes the inverter rise/fall times to be
larger at 0.2 V. However, an ultra-low supply offers a significant decrease in power
consumption, which is the primary motivation for designing circuits at 0.2 V. The formula for
power in a digital gate is proportional to the square of the supply voltage, so if VDD decreases
by 9 times, the power will decrease by 81 times.

10

Figure 2-7: Inverter delay plotted versus supply voltage

Problem of Relative Strengths
Because so many of the variables in (2.1) are process dependent, a MOSFET’s
subthreshold drain current is much more sensitive to process, voltage, and temperature (PVT)
variations than in a typical operating region. This sensitivity can cause significant problems in
both analog and digital circuits. To demonstrate, Monte Carlo simulations are conducted and the
ratio of drain current between NMOS and PMOS transistors is measured. The NMOS and PMOS
transistors are sized to have equal drain currents at the nominal VDD (0.2V) temperature (27°
C), and process (typical-typical) conditions. Figure 2-8 shows the histogram plots generated by
process variation.
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(a)

(b)
Figure 2-8: Drain current ratio histogram plots of NMOS and PMOS at SF, TT, and FS process
corners (VDS = VGS = VDD, VSB = 0 V). (a) VDD = 1.8 V (b) VDD = 0.2 V

At a 1.8-V supply, the effects of process variation are fairly small, exhibiting a 28% change in
the average drain current ratio from TT to FS process corners. At 0.2-V supply, the same
variations drastically alter the average drain current ratio by more than 650%.
Voltage variations also have a significant impact on the drain current ratio. Table 2-1
compares drain current ratios at a 1.8-V nominal supply versus a 0.2-V nominal supply as VDD
is varied by +/- 20%. At a 0.2-V supply, the drain current ratio experiences a change of up to
51% as opposed to a 1.8-V supply, which only a has a 14% maximum change.
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Table 2-1: Comparison of drain current ratio with supply variation at 1.8 V and 0.2 V

The large deviation in drain current ratios is a problem because the circuit designer may
be able to design a circuit that functions at the nominal PVT conditions, but then could
completely fail if the operating conditions change slightly because of the enormous change that
can occur between NMOS and PMOS drain currents. If the change is significant, even digital
circuits can fail. The rise and fall times of the digital circuitry can vary wildly, which causes
timing failures. The inequality in rise/fall times that arises from PVT variation can also be a
source of failure. It is therefore in the best interest of the circuit designer to mitigate sensitivity to
PVT variations.

2.3.1

Reverse Bulk Bias
In some digital circuit designs that operate in the subthreshold region, the NMOS and

PMOS bulk voltages are switched from their typical values [9]. This is shown in Figure 2-9
using a simple inverter as an example. Instead of the PMOS bulk voltage at VDD and the NMOS
bulk at ground, the PMOS bulk is at ground and the NMOS bulk is at VDD. Reverse bulk
biasing can only be performed if VDD is less than the diode turn-on voltage. This technique is
used to lower the threshold voltages of both the NMOS and PMOS transistors. According to
(2.1), this will increase the drain current, which in turn will decrease the inverter delay. The
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penalty incurred is a large increase in power consumption due to increased leakage current.
Additionally, this method does not address the problem of extreme sensitivity to process
variations.

Figure 2-9: Reverse bulk biasing applied to an inverter

2.3.2

Dynamic Bulk Bias
The issues of PVT sensitivity and large delay are obviated in our design via dynamic bulk

biasing. Several designs have used a type of dynamic bulk biasing in the past [10, 11, 12], but
these designs are at much higher supply voltages, or require complicated circuitry to implement.
Our dynamic bulk biasing is similar to reverse bulk biasing because the NMOS bulk voltage is
set to be VDD rather than ground. However, the PMOS bulk voltage is not set to ground, but is
rather set to some voltage VB. Figure 2-10 shows an example of the proposed dynamic bulk
biasing applied to an inverter.
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Figure 2-10: Dynamic bulk biasing applied to an inverter

VB is defined to be the voltage necessary to make the PMOS drain equal to the NMOS drain
current. This will maintain the NMOS and PMOS strengths balanced despite PVT variations. If
the NMOS and PMOS strengths were made unequal through a PVT change, VB would
automatically adjust to re-balance the transistors. Thus, rise/fall times are stable and logic
failures are prevented. For our purposes, we define the NMOS and PMOS strengths as being
“balanced” when the transfer curve of an inverter looks like Figure 2-6, that is to say, the inverter
output is exactly VDD/2 when the input is VDD/2. The challenge of dynamic bulk biasing is to
find the correct voltage value for VB. In our design, an on-chip circuit generates the correct VB
and conducts that voltage to the rest of the PMOS bulks on the chip (Figure 2-7).

Figure 2-11: Block diagram showing PMOS bulk voltage generator connected to SAR ADC
15

The method of the generation of VB is further explained in Chapter 4. In addition to balancing the
NMOS and PMOS strengths, dynamic bulk biasing increases speed, much like reverse bulk
biasing, but without paying such a high power penalty. Table 2-2 shows a comparison of typical
bulk biasing vs. reverse bulk biasing vs. dynamic bulk biasing. In the simulations used to
generate the table, VB was set to the proper voltage that balanced the NMOS and PMOS
strengths. From the results, dynamic bulk biasing still provides a substantial reduction in inverter
delay without increasing the power consumption as much as the reverse bulk bias method.
Dynamic bulk biasing also equalizes the rise/fall times of the inverter, which prevents timing
failures in the digital logic.

Table 2-2: Bulk bias methods applied to an inverter

Noise
An additional consideration with an ultra-low supply voltage is noise. As the supply is
scaled down, so is the available input swing. A differential SAR ADC only has 0.4 V input
swing with a 0.2-V supply. As such, the noise performance of the ADC must also be scaled to
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match the diminished input swing. Otherwise, the overall SNR will decrease. All noise sources
in the ADC must be less than the ADC quantization noise, which can be calculated using the
following formula:
𝑉𝑉𝑁𝑁(𝑅𝑅𝑅𝑅𝑅𝑅) =

𝑉𝑉𝐿𝐿𝐿𝐿𝐿𝐿
√12

,

(2.9)

where VLSB is the voltage level that represents 1 LSB, or the lowest input voltage change that can
be detected by the ADC. For a 10-bit differential ADC operating with a 0.2-V supply, the
differential peak-to-peak input swing is 0.4 V, and the quantization noise is 113 µVRMS. For good
noise performance, all circuits in the ADC should have a noise level of 113 µVRMS or less. The
major noise sources in a SAR ADC are the DAC and the comparator. Chapter 4 details the DAC
and comparator designs, pointing out specific methods to decrease noise.
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3

SAR ADC GENERAL ARCHITECTURE

SAR ADC Overview
The successive-approximation register (SAR) ADC is among the most common of ADC
architectures today. SAR ADCs have been around for a while, but they have more recently
garnered attention due to the advantages of process scaling and recent innovations, leading to
improvements in power efficiency and conversion speed. SAR ADCs have been proven to be
extremely power efficient compared to other architectures for medium accuracies between 40
and 70 dB of SNDR. One reason they are so popular is the SAR ADC’s particular architecture
has greatly benefitted from newer process technologies. Additionally, their simple structure often
allows operation at smaller voltage supply levels, which typically saves power. Previous research
has shown great success in designing SAR ADCs with low supply voltages. As low-power
applications become more and more prolific, the SAR ADC architecture will continue to be a
staple of analog-to-digital conversion in the foreseeable future.

SAR ADC Operation
The SAR ADC realizes a binary search algorithm to obtain the digital code that best
matches an analog input. To implement an N-bit SAR ADC, N conversion cycles are required in
each sampling period, one conversion cycle per bit. An example of a 4-bit SAR ADC is shown in
Figure 3-1, as an analog input voltage (VIN) is converted to an output code. In the first step, the
unknown VIN is compared to a test voltage (VTEST) that is initially set to the middle of the ADC
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range, which is 1/2VREF in this example. As shown in the figure, VIN < 1/2VREF, so the first bit
(MSB) is a 0, and the test voltage is now changed to the middle of the remaining search range.
Since VIN is between 0 V and 1/2VREF, the new test voltage is 1/4VREF. In the next cycle, VIN >
1/4VREF, so the second bit becomes 1. The test voltage is updated to 3/8VREF, which again is
the middle value of the remaining search range. The third comparison resolves the third bit,
which is 0, in like manner and the fourth and final comparison resolves the fourth bit (LSB) to be
1, causing the final digital code to be 0101.

Figure 3-1: Operation of a 4-bit SAR ADC
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The circuitry to implement the binary search algorithm requires three main components.
The first is a digital-to-analog converter (DAC) to produce the test voltage that is updated
depending on the previous bit decisions. Second, a comparator is required to compare VIN to the
test voltage. Finally, digital logic is needed to carry out the algorithm and store the final digital
code. Additionally, a sample and hold switch is required to sample the analog input voltage and
hold the sampled value while the binary search is performed. Figure 3-2 shows a block diagram
of a differential SAR ADC. In the differential case, rather than comparing VIN against VTEST,
VTEST is subtracted from VIN first and the comparator simply determines the sign of VIN – VTEST,
which is identical to comparing VIN against the test voltage. In our design, the sample-and-hold
circuit is comprised of double-bootstrapped switches, and the DAC is a simple switchedcapacitor network, which leads to a straightforward hardware implementation.

Figure 3-2: Differential SAR ADC block diagram

SAR ADC Design
A block diagram of the proposed SAR ADC is shown in Figure 3-3. To achieve 10-bit
accuracy, we have employed a fully differential SAR ADC architecture to suppress substrate and
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supply noise. The bulk voltage generator provides the PMOS bulk voltage to balance the NMOS
and PMOS strengths. The DAC is implemented with a 10-bit non-binary-scaled capacitor array
for redundancy (explained in Chapter 4). Between the DAC output and comparator input is a
coupling capacitor CC, which allows the comparator common-mode voltage to be set to VDD via
switches S3-5. Located in the SAR logic block are the digital circuits that implement the SAR
algorithm and generate the comparator clock (CK). This SAR ADC design utilizes several
architectural innovations to improve speed and reduce the effects of dynamic comparator offset.
These techniques are asynchronous design, a modified monotonic switching method, and the
resetting of comparator common-mode voltage to VDD to boost the VGS of the comparator input
transistors.

Figure 3-3: Block diagram of SAR ADC design
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3.3.1

Asynchronous Design
In a typical N-bit SAR ADC, the analog-to-digital conversion can be separated into a

sampling phase, and an N-bit conversion phase. During the sampling phase, the top plates of the
DAC capacitor arrays connect to the input voltages via the input switches (S1-2), while the
bottom plates are reset to the correct voltages to implement the decided-upon switching scheme.
At the end of the sampling phase, the input switches are turned off, disconnecting the DAC top
plates from the input, and the capacitors hold the input voltage on the top plates. During the bit
conversion phase, the comparator compares the voltages on the top plates when the comparator
clock is high. The result determines the bit value. When the comparator clock is low, the
comparator is reset and the DAC top-plate voltage is changed in accordance with the previous
comparator decision. Then the comparator clock transitions high to make a new comparison that
decides the next bit value. As explained before, this continues for N cycles, until all bits have
been resolved.
An asynchronous SAR ADC design [13] is one that does not need an external clock
generator to provide the comparator clock (CK), but rather uses digital logic to generate this
clock. The input to this logic is the comparator decision itself, and the output is the signal that
controls the comparator to reset. The logic design and operation are further discussed in Chapter
4. This makes the comparator “self-timed”. It does not need to wait for an external clock edge in
order to move on to the next decision.
Asynchronous SAR ADC design is usually preferred because it allows the comparison
time to determine the overall speed of the ADC, instead of an externally generated clock. This
allows for higher-sampling-rate ADC design. Additionally, power is saved because there is no
need for a power-hungry external clock generator, or a power hungry clock-distribution network.
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3.3.2

Capacitor Switching Method
This SAR ADC design uses a modified monotonic switching method [14] to switch the

DAC capacitors. This method is chosen to increase comparator speed, as well as to reduce the
dynamic offset caused by the changing VCM of the comparator. During sampling, all the
capacitor bottom plates are reset to VDD except for the CMSB capacitors, which are reset to
ground. After sampling, the comparator directly compares the sampled voltages on the top plates
of the DAC without any capacitor switching, and accordingly decides the first bit. Directly
comparing the input voltages allows the number of bit cycles to be decreased by one, and only
ten capacitors are required to achieve the 11-bit output (10-bit resolution plus 1 bit for
redundancy). If, after sampling, DACp > DACn, the digital logic switches the bottom plate of the
n-side MSB capacitor from ground to VDD, and the p-side MSB capacitor bottom plate remains
at ground. This will happen vice-versa if DACn > DACp. This switching causes the DAC voltage
level to change from its original value Vx, to Vx + VDD*CMSB/ CTOT, where CTOT is the total
DAC capacitance. For the following N bit cycles, after the comparator has resolved, the digital
logic switches the bottom plate of the Nth capacitor whose DAC is at the higher voltage
potential. This switching discharges the bottom plate from VDD to ground and causes the DAC
with the higher voltage potential to decrease by VDD*CN/CTOT, where CN is the capacity or
associated with the Nth bit. A simulation of the DAC voltages during switching is plotted in
Figure 3-4.
It can be seen that after the first comparator decision, the lower DAC voltage jumps up and
for all following cycles, the higher DAC voltage jumps down. The differential DAC voltage
gradually approaches zero with each cycle until all ten cycles have been completed. This
differential DAC voltage is plotted in Figure 3-5.
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Figure 3-4: Simulated waveforms showing DAC voltages during one conversion cycle

Figure 3-5: Simulated waveforms showing differential DAC voltage during one conversion cycle

One concern with the modified monotonic switching method is that the common-mode
voltage (VCM) of the comparator changes during conversion. This can cause dynamic comparator
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offset, which will distort the input signal. The simulated comparator VCM during one conversion
cycle is plotted in Figure 3-6.

Figure 3-6: Simulated comparator common-mode voltage during one conversion cycle

During the first few cycles VCM changes the most, causing the greatest dynamic offset that may
introduce errors in comparison. These potential errors are accounted for by means of redundancy
in the DAC. The dynamic offset will be largest during the first few bit cycles, and gradually
lessen as VCM approaches its original value. Thus, the DAC is designed to have the most
redundancy in the MSB capacitors and the least in the LSB capacitors. The DAC redundancy
will be further examined in Chapter 4.

3.3.3

Boosting the Comparator VCM

As previously discussed, the drain current of a transistor operating in the subthreshold
region exhibits an exponential relationship to the VGS of the transistor. It is consequently in our
best interest to maximize the VGS of the comparator input transistors to minimize comparator
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decision time. This is accomplished via CC in Figure 3-3, and S3-5, which are bootstrapped
switches. Before the sampling phase of the ADC, but after conversion has completed, S3-5
(Figure 3-3) are activated thereby setting nodes X and Y to VDD before the conversion starts.
Additionally, the DAC top plates are shorted together to remove any residue voltage from the
previous conversion. The waveform of the switching control signal is shown in relation to the
sampling clock in Figure 3-7. When the sampling clock transitions high, the inputs couple to X
and Y via CC, so the differential voltage at X and Y is equivalent to the input, but the VCM of the
signals has been boosted to VDD. This boosts the VGS of the comparator input transistors by 100
mV, thereby exponentially increasing the drain currents and comparator speed. Simulations show
a 4x decrease in comparator delay.

Figure 3-7: Waveforms showing input switch and VCM reset switch controls

The common mode voltage is reset after every conversion cycle, so it is guaranteed to be at
VDD before the start of each sampling period. As the DAC voltage changes during the
conversion phase, X and Y will also change by exactly the same amount, provided that CC is
much greater than the parasitic capacitance at X and Y. From simulations, the input capacitance
of the comparator is 30 fF, consequently we choose CC to be 1.2 pF. Figure 3-8 shows the
simulated DAC voltage plotted with the voltage at X and Y during one conversion cycle. The
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voltage at X and Y exactly mimic the DAC voltages with a common mode shift, showing that this
method is functional.

Figure 3-8: Simulated waveforms showing DAC, X, and Y nodes during one conversion cycle

27

4

CIRCUIT IMPLEMENTATION

Overview
This chapter discusses circuit design of each SAR ADC block in detail. It considers the
effect of subthreshold operation on all aspects of the design and shows the techniques employed
to offset the negative effects of an ultra-low power supply.

Double Bootstrapped Switch
The sampling switches are implemented using double bootstrapped switches as in [6]. The
purpose of using bootstrapped switches is to ensure the VGS of the sampling transistors is a
constant VDD while on, regardless of the input applied. This guarantees the on resistance of the
sampling switch is also constant, which improves the linearity of the sampling switch and
reduces distortion. For 0.2-V supply design, a VGS of VDD does not guarantee enough linearity
to operate effectively at 5 kHz. A single bootstrapped switch will cause significant distortion to
the input signal. It is necessary to implement a double bootstrapped switch, which ensures the
VGS of the sampling switches is at a constant 2VDD. Double bootstrapping can only be done if
2VDD is less than the nominal VDD, which is 1.8 V in our process. The output frequency
spectrum of a double bootstrapped switch is shown in Figure 4-1. The sample clock is 5 kHz,
and the input is near Nyquist. The SFDR of the sampling switch is 76.45 dB, which is sufficient
for 10-bit accuracy.
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Figure 4-1: Output spectrum of the double bootstrapped switch Fs = 5 kHz

Figure 4-2: Double bootstrapped switch schematic

Figure 4-2 shows the schematic design of the double bootstrapped switch. The operation of
the double bootstrapped switch is described below. When CKS is low (CK high), the bottom
plates of C1 and C2 are connected to ground by M1-2, and the top plates are charged to VDD
through M3-4. The gates of M3-4 are forced to ground via M2 and M5. VG is also at ground (via
M5) ensuring the sampling transistor (M9) is off. When CKS goes high, M1-2 are turned off and
C1 and C2 are connected in series with the input through M6-7. When this occurs, the voltage at
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VG is calculated to be VIN + VC1 + VC2 = VIN + 2VDD. The gate-to-source voltage of M9 is thus
ensured to always be at VIN + 2VDD – VIN = 2VDD. In many typical bootstrapped designs,
additional transistors are needed to keep the other transistors in the design from being
overstressed. In our design the transistors will not be overstressed because the supply is 0.2 V
and we use 1.8-V transistors. Therefore, the extra transistors are omitted to reduce complexity
and power consumption.

Comparator Design
The comparator design is critical in determining the performance of a SAR ADC. In many
cases, the energy efficiency and noise performance of the comparator decides the overall energy
efficiency and noise of the ADC. This ADC design utilizes a dynamic two-stage comparator
design. The two stages consist of a dynamic, gain-boosted pre-amplifier and a positive feedback
latch stage to obtain rail-to-rail digital output (Figure 4-3). In this section the noise and speed
considerations are first discussed. Next, the comparator operation is shown.

Figure 4-3: Two-stage comparator block diagram
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For energy-efficient operation with a 0.2-V supply, both speed and noise must be
considered. The comparator must operate fast enough to fully latch and reset for each of the 11
cycles per sample period. It also must have low-enough input referred noise to correctly resolve
voltage inputs with a differential value larger than the quantization noise of the ADC. The
quantization noise can be calculated using (2.9) and is calculated to be 113 µV. The comparator
noise must be at or below this value for sufficient ADC noise performance. There is often a
trade-off between comparator speed and noise, making the design non-trivial.
The operation of a basic two-stage comparator (Figure 4-4) is as follows. During the reset
phase, CK is low and all internal nodes of the first stage are set to VDD. The comparator outputs
are reset to ground by CKB. To start the comparison phase, CK transitions to VDD (CKB
transitions to ground) and the outputs of the first stage begin to discharge to ground. Because of
the differential input applied to M1 and M2, one node will discharge slightly faster than the other,
thereby producing a differential output. When the common mode voltage of the first-stage output
is low enough, the second-stage input transistors become active and amplify the differential
signals to a rail-to-rail output using positive-feedback cross-coupled latches.

Figure 4-4: A typical two stage comparator design
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Figure 4-5: Operation of a typical two-stage comparator

Figure 4-5 shows the simulated waveforms of the two-stage comparator operation. This
dynamic comparator design has virtually no power dissipation because the power dissipation in
the first stage stops when all nodes have discharged. In the second stage, the power dissipation
stops when the positive-feedback amplifier has settled. Therefore, when the comparator is not
active the only power dissipation is due to leakage currents.
In simulating the two-stage comparator speed with a 0.2-V supply and a 0.1 mV
differential input, it was found that the comparison time was too long to resolve eleven bit cycles
at 5 kHz sample clock speed. Using ac coupling to boost the input common-mode voltage
partially addresses this issue. For additional speed increase, transistors M1-13 in Figure 4-4 are
reverse bulk biased. M4-9 bulk voltages are set to ground, and M1-3,10-11 bulk voltages are set to
VDD. This reverse bulk biasing reduces the threshold voltages of the transistors, which enables
more current to be carried, as described in Chapter 2. This reduces the time it takes for the first
stage to discharge, as well as the time it takes for the cross-coupled latch to reach rail-to-rail
output.
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Once the speed requirement is met, the comparator design needs further modification to
meet the noise performance specification. For two-stage comparators, the overall noise depends
largely on the noise of the first stage. This is because of the voltage amplification that happens in
the first stage, which reduces the second stage noise by a factor of A, the gain of the first stage.
In order to reduce comparator noise, a variety of design methods are employed with the object of
increasing the gain of the first stage. As described in [15], the gain of the first stage can be
determined to the first order by measuring the ratio of differential output of the first stage to the
differential input when the second stage starts to switch on. For adequate noise performance, it is
in the best interest of the designer to ensure the outputs are as far apart as possible when the
second stage becomes active. The equation to describe the first-stage gain [5] is the following:

𝐴𝐴 =

∆𝑉𝑉𝐴𝐴

∆𝑉𝑉𝐼𝐼𝐼𝐼

=

𝑔𝑔𝑚𝑚 (𝑉𝑉𝑉𝑉𝑉𝑉 − 𝑉𝑉𝑋𝑋 )
𝐼𝐼𝐶𝐶𝐶𝐶

,

(4.1)

where gm is the transconductance of the input pair, ICM is the common-mode current of the preamplifier pair, and VX is the output level to enable the second stage cross-coupled latch.

Figure 4-6: Modified comparator amplifier stage showing a stacked input pair
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Figure 4-6 shows the first design method used to increase the gain. This method is to add
a stacked input pair (M3-4) to the first stage. As described before, the internal nodes of the
comparator are reset to VDD during the reset phase, so this modification also requires the
addition of two PMOS switches to reset MIDP/MIDN to VDD. During the comparison phase, the
stacked input pairs are activated from bottom to top as the nodes discharge in that order. The
input difference is amplified in succession from nodes MIDP/MIDN to AP/AN before the latch
decision is made. First, M1-2 are activated (first M2, then M1 for a positive differential input) to
generate a differential voltage on MIDP/MIDN. When MIDP/MIDN are discharged to a low
enough level to turn on the M3-4 pair, they are sequentially turned on (M4 then M3), but the time
between M4 active and M3 active is longer than the time between M2 active and M1 active
because of the differential discharging. This operation is similar to a two-stage voltage-to-time
converter (VTC). The M1-2 pair generates a ΔT1 defined by the time between M2 active and M1
active. When MIDP/MIDN are discharged low enough, M3 and M4 are turned on, but the time
between is ΔT1 +ΔT2. This behavior is shown in Figure 4-7 by plotting the differential voltages at
MIDP/MIDN and AP/AN.

Figure 4-7: Plot showing time difference of stacked input pair
34

The second stage does not activate until ΔT1 +ΔT2 has passed. Because the overall time
difference at AP/AN is ΔT1 +ΔT2, instead of just ΔT1, the effective first-stage gain is doubled with
the stacked input pair, compared to the conventional design with a single input pair.

Figure 4-8: Comparator amplifier stage showing addition of capacitors

A further modification to the comparator is the adding of equal capacitors C1 and C2
(Figure 4-8), which are used in two ways to decrease comparator noise. The first is they are
employed for signal integration. According to [16] the noise of a two-stage comparator is
inversely proportional to C1-2. This is because C1 and C2 extend the discharge (integration) time
of the first-stage output nodes and lower the comparator noise. Notice that the C1-2 bottom plates
are driven by the comparator clock. The second way is C1-2 are used to boost the first stage
output signal when the comparator clock transitions from low to high at the start of the
comparison phase. When this happens, AN/AP are already at VDD due to being reset, and are
ideally boosted to 2VDD using the coupling of the capacitors. However, because there is a
parasitic capacitance at nodes AN/AP, they will not be boosted to 2VDD, but rather to VBOOST =
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VDD+VDD�𝐶𝐶

𝐶𝐶1

𝑃𝑃 + 𝐶𝐶1

�, where CP is the parasitic capacitance at AN/AP. C1-2 are chosen to be 200

fF. After AN/AP are boosted, they are differentially discharged to ground as explained earlier.

Since AN/AP are discharged from the boosted voltage (VBOOST) to ground, the formula
for the gain in (4.1) becomes:

𝐴𝐴 =

𝑔𝑔𝑚𝑚 (𝑉𝑉𝑉𝑉𝑉𝑉+𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 − 𝑉𝑉𝑋𝑋 )
𝐼𝐼𝐶𝐶𝐶𝐶

.

(4.2)

The gain is enhanced via further extended integration time, because the nodes now must
discharge from VDD+VBOOST to the voltage needed to turn on the second stage latch, as
compared to traditionally discharging from VDD. This increased gain results in further-improved
SNR of the comparator, because the input-referred latch noise is reduced.

Figure 4-9: Schematic showing full comparator design with AC coupling.
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Figure 4-10: Plots showing full comparator operation

Figure 4-9 shows the full comparator design including AC coupling capacitors and
common-mode reset switches. Additionally, Figure 4-10 shows the simulated waveforms of the
full comparator operation. In reset phase (CK low, CKB high), all nodes of the first stage are
charged VDD and the second stage output is set to ground. In the transition to the comparison
phase (CK high, CKB low), the first stage output is boosted, and then begins to fall after
MIDN/MIDP have sufficiently discharged. The differential discharging in the first stage and
positive feedback in the second stage causes the outputs to latch to the rails. The transistors are
sized according to the values in Table 4-1.
Table 4-1: Comparator Transistor Sizes
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Table 4-2 shows a comparison of the proposed comparator design with a typical twostage comparator operating at 0.2 V and the StrongArm latch, which is another popular
comparator design. The three designs are scaled to have the same energy consumption to offer a
fair comparison. The proposed design markedly outperforms the other designs in terms of speed,
while offering a similar noise performance.

Table 4-2: Proposed comparator design compared with two popular comparator designs

4.3.1

Comparator Clock Logic
Because the ADC design is asynchronous, digital logic is needed to control the comparator

clock to cause the reset and comparison phases to occur. The implementation of this digital logic
is shown in Figure 4-11.

Figure 4-11: Block diagram showing comparator clock generation
38

A NOR gate is connected to the two outputs of the comparator. When the comparator is
reset, the comparator output nodes fall to ground and the output of the NOR gate (node X)
transitions high, which causes CK to also transition high. When the comparator clock (CK) is
high, the output nodes diverge (one transitions low while the other transitions high). This causes
X to transition low, which causes CK to shift low, which resets the comparator. VALID is the
inverse of X and it controls a shift register that enables the DAC switches, described in a later
section. In addition, control signals are needed to stop the comparator clock from transitioning
during sampling and when the conversion is finished. These signals are CK1 and DONE. CK1 is
the reset signal from the sampling clock that disables the comparator while the sampling
transistors are active by forcing the comparator clock to be at ground. When CK1 is low, the
comparator clock is enabled until DONE transitions high signaling the end of conversion. This
signal is generated by other digital logic that will be explained shortly (see Figure 4-22). Figure
4-12 shows the waveforms of the comparator clock logic operation.

Figure 4-12: Waveforms showing comparator clock generation
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DAC Design
The DAC design can have a profound effect on the overall performance of the ADC.
Noise, power, and area are all important considerations when designing the DAC. First, the DAC
design is described, highlighting the considerations that are taken into account. Then, the DAC
register design is explained.

4.4.1

Capacitor Array
The DAC is implemented using a capacitive DAC (CDAC) array. The output voltage

level is reached through the use of charge sharing between the capacitors in the array. The
capacitor bottom plates are pre-charged to VDD (except for the MSB capacitor, which is charged
to ground), and the top plates are charged to the input voltages. The DAC voltage is then added
to the input by switching the bottom plates in the correct manner.
A typical SAR ADC would have a binary-scaled DAC, meaning the MSB capacitor value
is twice the value of the MSB-1 capacitor, which in turn is twice the value of the MSB-2
capacitor, and so on. One issue with a binary-scaled DAC is the lack of protection against a
wrong comparator decision. Wrong comparator decisions can be caused by a comparator
decision before the DAC has finished settling, or by the dynamic comparator mismatch caused
by the changes in the comparator common mode. Therefore, we choose to implement a nonbinary scaled DAC. This introduces redundancy into the DAC, which allows for the correct
digital output to be reached, despite a wrong comparator decision. The penalty is an additional
bit cycle is needed each conversion. The chosen capacitor array values are shown in Figure 4-13.
Table 4-3 outlines the redundancy for each bit decision.
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Figure 4-13: Schematic showing DAC capacitor values

Table 4-3: Capacitor values and redundancy corresponding to each bit

The specific capacitor values are selected so that the MSB-1 capacitor (C9) has the most
redundancy. With the modified monotonic switching method described in Chapter 3, the first
comparator decision is immediately made after sampling. This happens before any DAC
capacitors have switched. After the first DAC switching, the DAC will experience the largest
change in voltage, which means the VCM of the comparator will also experience the largest
voltage change and the DAC settling will take the longest amount of time. Therefore, the MSB-1
transition is when the largest amount of redundancy is needed. The other capacitor values are
chosen so every other transition, except for the LSB, LSB+1 and LSB+2 transitions, has
redundancy. The last few transitions do not need redundancy because this is when VCM of the
comparator changes the least and the DAC settling takes the least amount of time.
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The DAC is made up of 1023 unit capacitors, connected to form the 10 DAC capacitors.
The value of the unit capacitor determines the noise performance of the DAC, which can have a
great impact on the entire ADC. If the unit capacitor is small, DAC power and settling time is
minimized, but noise is greatly increased. If the unit capacitor is large, noise is minimized, but
DAC power and settling time dominate. In our case, the unit capacitor is chosen to be just big
enough so the DAC noise is at an acceptable level. This minimizes power consumption for a
fixed noise performance
When the sampling switch is on, it and the DAC form the RC circuit network shown in
Figure 4-14.

Figure 4-14: RC filter formed by sampling switch and DAC capacitor array

The noise of this RC network will be the total noise contribution of the DAC. This noise has
𝑘𝑘𝑘𝑘

been extensively analyzed and can be calculated as: 𝐶𝐶

𝐷𝐷𝐷𝐷𝐷𝐷

, where k is Boltzmann’s constant, and

T is the operating temperature in Kelvins. It is important to note that the on resistance of the
sampling switch does not affect the noise. If we analyze the noise at room temperature, we
choose the smallest value of CDAC that places the DAC noise level well below the quantization

noise. In our case, we chose the unit capacitance to be 2 fF, which makes the total DAC
capacitance 2.046 pF. This gives a total noise level of 63.6 µV, taking into account that the DAC
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capacitance must be halved in the calculation to account for differential operation. 63.6 µV is
well below the quantization noise of 113 µV.
The DAC layout must be executed carefully to avoid the negative effects of capacitor
mismatch, which can cripple the overall ADC static performance. A unit capacitor half-finger is
designed in Cadence (Figure 4-15). The unit capacitor layout is extracted and the capacitance is
measured using a trial-and-error method until the desired unit capacitance (2 fF) is reached.

Figure 4-15: Layout of a half-finger unit capacitor (top) and a full-finger capacitor (bottom)

Once this is completed, the complete capacitor array is laid out by placing full finger capacitors
end to end (Figure 4-16) and connecting them to achieve the desired capacitances. The halffinger method is chosen to save area. Additionally, several extra finger capacitors are placed on
each end of the array with the bottom plates connected to ground. These dummy capacitors
shield the DAC capacitors against mismatch because mismatch effects tend to be strongest on the
edges of the array. The capacitors are then connected using a partially interdigitated method [17]
(Figure 4-17). This also helps prevent capacitor mismatch by putting half of each capacitor on
each side of the array. Fully interdigitating the capacitors makes for longer routing and increased
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bottom-plate parasitic capacitance, which both increase power consumption. Therefore, partially
interdigitating the capacitors strikes a good balance between mismatch and power [18].

Figure 4-16: Single-ended layout of the full capacitor array showing routing connections and
partial interdigitating

4.4.2

DAC Register
The purpose of the DAC register and buffer is to store the comparator decision, then

switch the DAC accordingly. This circuitry is designed to be as simple as possible in order to
minimize power and delay. The DAC buffers are simple inverters that are correctly scaled in
order to be able to drive each of the bottom plates of the capacitor array. The DAC register
consists of two stages. The first stage is a PMOS transistor on top of two NMOS transistors. The
PMOS transistor acts as a reset switch to force the output a known value (ground). The two
NMOS transistors act as an enable transistor and a data input. Because the monotonic switching
method does not require any bottom plate to switch more than once, these three transistors are
sufficient to produce the required logic. The second stage is made up of two cross-coupled
inverters, which act as the memory element of the register, and an inverter to achieve the correct
output polarity.
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Figure 4-17: Schematic of DAC register

The operation of the DAC register is detailed below. When RB is high, the register is able
to be set. The enable signal is set to be high before the data input switches. The data input is
connected to the output of the comparator. When the comparator resolves, OUTP will either be
high or low. If it is low, the output of the register stays high and the DAC voltage does not
change. If the comparator output is high, the register output will fall from VDD to ground,
changing the DAC voltage. For the MSB capacitor, an extra inverter is added between the output
of the DAC register and the bottom plate.

SAR Digital Logic
In order to generate the signals required to enable the DAC registers, a “walking one”
shift register is employed. A four-bit example is shown in Figure 4-18. The design consists of
eleven D flip-flops, serially connected. The input to the chain of flip-flops is connected to VDD.
The clock input to each of the flip-flops is controlled by the VALID signal from the comparator
logic. The outputs of the shift register (EN<10:0>) are used as the enable signals for the DAC
registers.
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Figure 4-18: Schematic showing a four-bit example of the “walking one” logic

The final shift register output is also used as the end-of-conversion signal to disable the
comparator clock. When the walking one logic is reset, all outputs are set to ground except
EN<10>, which is set to VDD, owing to the fact that it is connected to the inverse of the output
of the first flip-flop. In this state the first DAC register is enabled and will be set when the
comparator decision has resolved. The comparator decision causes VALID to change from
ground to VDD, which in turn causes the high output of the first flip-flop to be shifted to the
output of the second. The output of the first changes to ground because the input is set to VDD.
After the next comparison, the second flip-flop shifts VDD to the output of the third flip-flop and
the first flip-flop shifts 0 to the second. This is continued for all comparison cycles, so the high
voltage (or logical “1”) “walks” along from output to output until all eleven cycles are
completed. Figure 4-19 shows this walking one operation for the four-bit example. The last
output in the walking one logic (EN<0>), is used as an end of conversion signal to stop the
comparator clock from continued transitions.
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Figure 4-19: Waveforms showing walking one logic operation

Output Circuitry
Because our design uses a 0.2-V supply, it is difficult to directly drive the pads with 0.2-V
logic on account of the large input capacitance. Level shifters are employed to shift the 0.2-V
signals to 1.8-V signals for off-chip routing and measurement. The output data registers are also
implemented using standard cells that operate at 1.8 V. A block diagram of the output logic is
shown in Figure 4-20.

Figure 4-20: Block diagram of output logic
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Output registers are implemented using D flip-flops, the schematic and operation of which has
been explained previously. The basic level shifter design is shown in Figure 4-21.

Figure 4-21: Level shifter schematic

The level shifter operation is subsequently explained. The idea is to have the digital output
logic level mimic the input logic level, but with a different voltage supply. When the input logic
level rises from low to high (0 V to 0.2 V), node X lowers from 0.2 V to 0 V, so M1 is weakly on
while M2 is off. M1 will start to pull X towards ground which slowly turns on M4. This pulls Out
towards VDD, which ensures X is pulled towards ground because M3 will be off. This positive
feedback mechanism of the PMOS transistors forces Out to rise until it reaches VDDH. The pulldown NMOS transistors are made to be stronger than the pull-up PMOS transistors so M1-2 can
change the previous bit, if necessary.

Full ADC Design
The complete ADC design is displayed with the clock generator circuit in Figure 4-22. The
timing of key digital signals is also shown. The clock generator circuit produces the signals
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Figure 4-22: Full ADC design with key digital signals.
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required to turn on and off the sampling switches, reset the comparator common mode
voltage to VDD, reset the DAC voltages to remove the residue voltage after conversion has taken
place, and to reset the digital logic. The clock generation method employed uses a sine wave
input that is four times the required frequency. The self-biased input buffer sharpens the sine
wave to a square wave, which is the input to a clock divider that produces eight different clock
phases. Two of these phases are passed to a NOR gate to generate a 5kHz signal with a 12.5%
duty cycle (CK1). This digital signal is used to create the additional clocks CKS (sampling switch
control) and CKR (reset comparator common-mode and DAC).
One important feature of the clock generator circuit is that it guarantees the comparator
common-mode voltage will be reset, even if the conversion does not finish in time. If the
conversion finishes before the CKS rising edge, DONE triggers the common-mode reset switches.
However, if the conversion is not finished, CK1 is “ANDed” with a delayed inversion of itself to
produce a 4.5 µs pulse Z, which is wide enough to fully reset the DAC and comparator common
mode. The penalty for this design is the sampling switches are on for a shorter amount of time,
but simulations show the switch performance is unaffected.

Dynamic Bulk Biasing Circuitry
As stated previously, the PMOS bulk voltage generator must produce a voltage that makes the
NMOS and PMOS drain currents equal. Because the relative NMOS and PMOS drain currents
can change from chip to chip due to PVT variation, this circuit must also be able to sense when
the strengths are unequal and adjust the PMOS bulk voltage accordingly. Additionally, it must be
able to function even if the NMOS and PMOS strengths are not balanced, so that it can correct
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the imbalance. Again, we define and NMOS and PMOS to have equal strengths when an inverter
exhibits an output of VDD/2 (100 mV in our case) when the input is VDD/2. This is presented
via the inverter transfer curves in Figure 4-23. Examples of imbalanced strengths are also shown.

(a)

(b)

(c)

Figure 4-23: Inverter transfer curves at different relative strengths (a) strong NMOS,
(b) balanced, (c) strong PMOS

One potential solution is to use a circuit similar to a voltage regulator, displayed in Figure
4-24. If we model the amplifier as ideal, it will force VX and VREF to the same voltage. If VREF is
set to be VDD/2, VX will also be VDD/2, and the inverter will be balanced. The gates of the
NMOS and PMOS are also biased to VDD/2 to ensure the correct inverter transfer function is
realized. VDD/2 can simply be generated from a resistor divider, which guarantees the correct
voltage over PVT variations. If the gates were biased at lower or higher voltage, the inverter
transfer function would be imbalanced, as in Figure 4-23(a,c). The amplifier in the circuit will
force VB to be the correct voltage that balances the NMOS and PMOS strengths. If the
temperature were to rise suddenly, it would cause the voltage at VX to shift up slightly, meaning
the PMOS transistor is now stronger than the NMOS (PMOS leakage is more sensitive to
temperature). The PMOS bulk voltage would also increase since VX is connected to the positive
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input terminal of the amplifier. Increasing the PMOS bulk voltage raises the VTH of the PMOS,
which makes it weaker, thus lowering VX and balancing out the disproportion caused by the
temperature increase.

Figure 4-24: Schematic showing ideal PMOS bulk voltage generator

The voltage-regulator-style topology would work in theory, but it presents several practical
problems when operating in the subthreshold region. First, it requires an amplifier, which adds
complexity and power consumption to the design. The amplifier would require a stable bias
current to operate properly, which is quite difficult to generate using a 0.2-V supply. Second,
there is no guarantee the amplifier would work properly, because of the imbalance in NMOS and
PMOS strengths. The problem that motivates adding the amplifier to the design could be the very
thing that prevents it from working. This motivates us to find a solution that uses passive
components, rather than an active amplifier. Passive components would be unaffected by the
variable NMOS and PMOS strengths, and would not require any sort of extra bias current.
In order to generate the dynamic PMOS bulk voltage with minimal active components, a
switched capacitor technique is implemented. This switched capacitor network is similar to a
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switched-capacitor common mode feedback (SC-CMFB) that is often employed in the design of
differential amplifiers. Using this method, the PMOS bulk generator consists of three circuits. A
bias generator (Figure 4-25a), a bulk-to-drain amplifier (Figure 4-25b), and the switched
capacitor network (Figure 4-25c). The transistors M1-4 are sized such that W/L = 16/0.18. A 200pF decoupling capacitor CP is added to reduce noise on VB, the generated bias voltage.

(a)

(b)

(c)

Figure 4-25: Schematic of the dynamic bulk biasing circuitry consisting of (a) VBIAS
generator; (b) switched capacitor circuit; (c) bulk-to-drain amplifier

4.8.1

Switched Capacitor Circuit
The switched capacitor network consists of two capacitors, C1 and C2, and four

transmission-gate switches (S1-4). The switches are controlled with two non-overlapping clock
signals. The waveforms of these signals are shown in Figure 4-26.
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Figure 4-26: Waveforms of the switch control signals for Figure 4-25b

To generate non-overlapping clocks, the circuit in Figure 4-27 is employed. The NAND gates
connected in this manner ensure CK1 and CK2 will be non-overlapping.

Figure 4-27: Non-overlapping clock generator circuit

As the capacitors switched according to Figure 4-26, VB – VX is forced to be equal to VBIAS –
VREF. This switched capacitor mechanism updates the bulk voltage each switching cycle. The
frequency of the switching signals is chosen to be 1 kHz, 5 times lower than the ADC sampling
frequency, to ensure the ADC can complete several conversion cycles before the bulk voltage is
updated.

4.8.2

Bias Generator Circuit
The bias generator circuit in Figure 4-25a is used to measure and store the imbalance in

NMOS and PMOS strengths that will occur owing to PVT variation. If NMOS is too strong, M1
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will force VBIAS to be close to ground and if PMOS is too strong, M2 will force VBIAS close to
VDD. The gates of the VBIAS generator are biased at VDD/2 to ensure the correct inverter transfer
function.

4.8.3

Bulk-to-Drain Amplifier Circuit
Similar to the VBIAS generator circuit, the bulk-to-drain amplifier circuit consists of just

two transistors. This circuit takes advantage of the transconductance of the bulk voltage, often
called gmb in circuit design, to amplify changes in the bulk voltage. The gain of this bulk-to-drain
amplifier will be gmbR, where R is the resistance to ground seen at VX. In the subthreshold region,
gmb is defined to be [19]:
𝑔𝑔𝑚𝑚𝑚𝑚 =

𝑛𝑛−1 𝐼𝐼𝐷𝐷
.
𝑛𝑛 𝑉𝑉𝑇𝑇

(4.3a)

Where n is defined to be:
𝑛𝑛 = 1 +

𝛾𝛾

2�2𝜙𝜙𝐹𝐹 +𝑉𝑉𝑆𝑆𝑆𝑆

.

(4.3b)

The NMOS transistor (M3) can be thought of as a current source and because its bulk is biased at
VDD, the current is increased. This maximizes gmb according to (4.3a). Again, the gates of the
transistors are biased at VDD/2 to ensure the correct inverter transfer function.

4.8.4

Operation and Analysis
First, an intuitive method of how the bulk voltage generator works will be explained, and

then it will be analyzed more rigorously. Figure 4-25 shows the complete bulk voltage generator
circuit. VB is the output of the bulk generator circuit, which is connected to the p-bulks in the
ADC design. A decoupling capacitor is placed between VB and ground to help remove noise on
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VB. VREF is the desired inverter output when the input is VDD/2. VX is the bulk-to-drain amplifier
output and is the voltage that should match VREF when NMOS and PMOS have equal strengths.
VBIAS is an error voltage related to the NMOS and PMOS strengths, and will change based on
PVT conditions. If M1 is too strong, VBIAS will be close to ground. The switched capacitor circuit
forces VB – VX to equal the difference of VBIAS and VREF. If VBIAS is close to ground, it will also
force VB to be close to ground as the capacitors are switched. As VB decreases the VTH of M4 is
lowered thus increasing the strength of M4. This causes the value of VX to approach VREF, which
balances out the relative NMOS and PMOS strengths as intended.
A more thorough analysis of the bulk voltage generating circuit is now presented. For this
analysis, we choose to model the bulk-to-drain amplifier as a linear, single-ended amplifier with
gain -A. The exact value of the gain is gmbR, where gmb is the transconductance from bulk to
drain of M4, and R is the resistance at VX. This is the parallel combination of the resistances
looking into the drains of M3 and M4 in Figure 4-25. Modeling the bulk-to-drain amplifier in this
way allows us to say that VX = -AVB. We also define VB0 to be the correct bulk voltage that
balances the NMOS and PMOS strengths. Thus VREF = -AVB0. If we subtract these equations, we
get the following
𝑉𝑉𝑋𝑋 − 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 = −𝐴𝐴(𝑉𝑉𝐵𝐵 − 𝑉𝑉𝐵𝐵0 ),

(4.4)

𝑉𝑉𝑋𝑋 = −𝐴𝐴(𝑉𝑉𝐵𝐵 − 𝑉𝑉𝐵𝐵0 ) + 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 .

(4.5)

which can be rearranged to:

In order to express VBIAS in terms of VREF and VB0, we model the VBIAS generator as the bulk-todrain amplifier, with VX = VB = VBIAS. This gives
𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 = −𝐴𝐴(𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 − 𝑉𝑉𝐵𝐵0 ) + 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 .

(4.6)
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This can be solved for VBIAS to yield:
𝐴𝐴

1

𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 = 𝐴𝐴+1 𝑉𝑉𝐵𝐵0 + 𝐴𝐴+1 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 .

(4.7)

𝑉𝑉𝐵𝐵 − 𝑉𝑉𝑋𝑋 = 𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 − 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 ⇒ 𝑉𝑉𝐵𝐵 = 𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 − 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 + 𝑉𝑉𝑋𝑋 .

(4.8)

The switched capacitor circuit forces the following equation:

Substituting (4.7) into (4.8) gives
𝐴𝐴

1

𝐴𝐴

𝐴𝐴

𝑉𝑉𝐵𝐵 = 𝐴𝐴+1 𝑉𝑉𝐵𝐵0 + 𝐴𝐴+1 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 − 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 + 𝑉𝑉𝑂𝑂𝑂𝑂𝑂𝑂 = 𝐴𝐴+1 𝑉𝑉𝐵𝐵0 − 𝐴𝐴+1 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 + 𝑉𝑉𝑋𝑋 .

(4.9)

(4.9) describes the VB that the switched capacitor circuit forces at the input of the bulk-to-drain
amplifier. The VX that is generated by this VB is found by substituting (4.9) into (4.5), the original
equation for VX:
𝐴𝐴

𝐴𝐴

𝑉𝑉𝑋𝑋 = −𝐴𝐴 �𝐴𝐴+1 𝑉𝑉𝐵𝐵0 − 𝐴𝐴+1 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 + 𝑉𝑉𝑋𝑋 − 𝑉𝑉𝐵𝐵0 � + 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 .

(4.10)

We rearrange this equation to solve for VX:
𝐴𝐴

𝑉𝑉𝑋𝑋 (𝐴𝐴 + 1) = 𝐴𝐴+1 𝑉𝑉𝐵𝐵0 +

𝐴𝐴2 +𝐴𝐴+1
𝐴𝐴+1

𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 .

(4.11)

Dividing both sides of the equation by (A+1) yields the final solution for VX:
𝐴𝐴

𝐴𝐴2 +𝐴𝐴+1

𝑉𝑉𝑋𝑋 = (𝐴𝐴+1)2 𝑉𝑉𝐵𝐵0 + 𝐴𝐴2 +2𝐴𝐴+1 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 .

(4.12)

If A is large enough, the first term in (4.12) will be close to zero, and the second term will be
close to VREF, making (4.12) VX = VREF. This is the exact condition that is desired to achieve
equal NMOS and PMOS strengths. The above analysis theoretically proves the functionality of
the bulk voltage generating circuit.
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Figure 4-28 presents the simulated waveforms of the bulk voltage generator circuit. As the
capacitors are switched, VX gradually approaches VREF and VB gradually approaches the value
that causes the NMOS and PMOS to be balanced. There is a steady state error of about 20 mV
between VX and VREF because of the finite gain of the bulk-to-drain amplifier.

Figure 4-28: Waveforms showing operation of PMOS bulk generator circuit

4.8.5

Discrete Time Analysis

The bulk biasing circuit can also be analyzed in discrete time, which can give additional
insight into the DC gain and settling time. This analysis contains the following assumptions:
1. The switched capacitor circuit is fully symmetric and there are no mismatches
2. Leakage currents and the charge injection of switches are ignored.
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3. All parasitic capacitances are ignored, except for Cp, a parasitic capacitance from VB to
ground. This capacitor is necessary to insert into the circuit for there to be a real voltage
at VB.
Using the above assumptions, the circuit in Figure 4-25 is analyzed as follows:
Since there is a high impedance at nodes VB and VX, charge is conserved at these nodes.
The charge conservation equation at node VB can be written from the time instant after φ1 opens
until the time before φ2 opens as:
𝐶𝐶1 (𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 − 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 ) + 𝐶𝐶𝑝𝑝 𝑉𝑉𝐵𝐵 [𝑛𝑛 − 1] + 𝐶𝐶2 (𝑉𝑉𝐵𝐵 [𝑛𝑛 − 1] − 𝑉𝑉𝑥𝑥 [𝑛𝑛 − 1]) =

(𝐶𝐶1 + 𝐶𝐶2 )(𝑉𝑉𝐵𝐵 [𝑛𝑛] − 𝑉𝑉𝑋𝑋 [𝑛𝑛]) + 𝐶𝐶𝑝𝑝 𝑉𝑉𝐵𝐵 [𝑛𝑛].

(4.13)

Again, we model the bulk-to-drain circuit as a single-ended amplifier with gain A:
𝑉𝑉𝐵𝐵 [𝑛𝑛] =

−𝑉𝑉𝑋𝑋 [𝑛𝑛]
𝐴𝐴

.

(4.14)

If we substitute (4.14) into (4.13), the equation becomes
𝐶𝐶1 (𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 − 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 ) +
1

−𝐶𝐶𝑝𝑝
𝐴𝐴

1

𝑉𝑉𝑋𝑋 [𝑛𝑛 − 1] + 𝐶𝐶2 �− 𝐴𝐴 𝑉𝑉𝑋𝑋 [𝑛𝑛 − 1] − 𝑉𝑉𝑥𝑥 [𝑛𝑛 − 1]� =
−𝐶𝐶𝑝𝑝

𝑉𝑉𝑋𝑋 [𝑛𝑛].

(4.15)

𝐶𝐶1 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 [𝑛𝑛] = 𝐶𝐶1 𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 + 𝛼𝛼𝑉𝑉𝑋𝑋 [𝑛𝑛] − 𝛽𝛽𝑉𝑉𝑋𝑋 [𝑛𝑛 − 1].

(4.16)

(𝐶𝐶1 + 𝐶𝐶2 ) �− 𝑉𝑉𝑋𝑋 [𝑛𝑛] − 𝑉𝑉𝑋𝑋 [𝑛𝑛]� +
𝐴𝐴

𝐴𝐴

Next, we rearrange (4.15) in terms of the input (VREF) and output (VX):

where

𝛼𝛼 =

(𝐶𝐶1 +𝐶𝐶2 )(𝐴𝐴+1)+𝐶𝐶𝑝𝑝
𝐴𝐴

,

(4.17)
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𝛽𝛽 =

𝐶𝐶2 (𝐴𝐴+1)+𝐶𝐶𝑝𝑝
𝐴𝐴

.

(4.18)

To express (4.16) in a discrete-time transfer function, we take the z-transform, which causes the
𝐶𝐶1 𝑉𝑉𝐵𝐵𝐵𝐵𝐵𝐵𝐵𝐵 term to be eliminated:

𝐶𝐶1 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 (𝑧𝑧) = 𝛼𝛼𝑉𝑉𝑋𝑋 (𝑧𝑧) − 𝛽𝛽𝑧𝑧 −1 𝑉𝑉𝑋𝑋 (𝑧𝑧).

(4.19)

From this equation, we find the discrete-time transfer function
𝐻𝐻(𝑧𝑧) =

𝑉𝑉𝑋𝑋 (𝑧𝑧)
𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 (𝑧𝑧)

𝐶𝐶

1
= 𝛼𝛼−𝛽𝛽𝑧𝑧
−1 =

𝐶𝐶1
𝛼𝛼

1

∙

𝛽𝛽
1− 𝑧𝑧 −1
𝛼𝛼

(4.20)

.

An important condition for this equation to be valid is beta/alpha < 1, which can be proven by
inspection. To find the DC gain of 𝐻𝐻(𝑧𝑧), we set 𝑧𝑧 = 1, and solve:
𝐶𝐶

𝐴𝐴𝐴𝐴1

1
𝐴𝐴𝐷𝐷𝐶𝐶 = 𝛼𝛼−𝛽𝛽
= 𝐴𝐴𝐴𝐴

1 +𝐶𝐶1

𝐴𝐴

𝑔𝑔𝑚𝑚𝑚𝑚 𝑅𝑅

= 𝐴𝐴+1 = 𝑔𝑔

𝑚𝑚𝑚𝑚 𝑅𝑅+1

=

𝑔𝑔𝑚𝑚𝑚𝑚 �𝑅𝑅𝑛𝑛 ||𝑅𝑅𝑝𝑝 �

.

𝑔𝑔𝑚𝑚𝑚𝑚 �𝑅𝑅𝑛𝑛 ||𝑅𝑅𝑝𝑝 �+1

(4.21)

If A >> 1, then (4.21) can be reduced to 1. From simulations, gmb = 515 pA/V, Rn = 7.6 GΩ, and
Rp = 9.8 GΩ so R = 4.28 GΩ and A = 2.2 V/V, so the DC gain (ADC) is 0.69 V/V.
𝛽𝛽

𝐻𝐻(𝑧𝑧) has one pole located at 𝛼𝛼. To minimize the settling time of the switched capacitor

circuit, this pole should be as close to the origin as possible.
𝛽𝛽
𝛼𝛼

= (𝐶𝐶

𝐶𝐶2 (𝐴𝐴+1)+𝐶𝐶𝑝𝑝

1 +𝐶𝐶2 )(𝐴𝐴+1)+𝐶𝐶𝑝𝑝

.

(4.22)

If Cp is much smaller than C1 and C2, than (4.22) can be simplified to
𝛽𝛽
𝛼𝛼

= (𝐶𝐶

𝐶𝐶2

(4.23)

.

1 +𝐶𝐶2 )
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This means that in order to minimize the settling time of the bulk bias circuitry, C2 should be
minimized and C1 should be maximized. Because the design settling time is not critical, C1 and
C2 are chosen to be equal to 1.11 pF. This puts the pole location at z = 0.5.
Using (4.20), a model is constructed in MATLAB and Simulink to show the behavior of
the dynamic bulk biasing circuitry. In the model, a single continuous-time pole is added to
represent the bulk-to-drain amplifier settling as the capacitors switch. This changes the amplifier
gain equation to:
𝐴𝐴 =

𝑔𝑔𝑚𝑚𝑚𝑚 𝑅𝑅

,

(4.24)

𝑠𝑠
+1�
𝑤𝑤𝑝𝑝

�

where wp is the pole location in radians. From simulations, we know this pole occurs at 30 kHz.
The step response of the model is shown in Figure 4-29. This model agrees with simulations
within 1% so we conclude that our analysis is accurate.

Figure 4-29: Step response of bulk bias circuitry MATLAB model
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4.8.6

Discussion
The foregoing analyses prove the functionality of the proposed dynamic bulk bias

circuitry. With a given NMOS bulk bias voltage (VDD in this case), the proposed circuit adjusts
the PMOS bulk voltage to be close to the value that balances the NMOS and PMOS drain
currents. This allows more robust operation of the design over PVT variations. The generated
bulk voltage is connected to all 0.2-V circuits in the design except for the comparator and
double-bootstrapped switches. No additional bias currents or power-hungry circuit components
are needed to implement the proposed design.
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5

MEASUREMENT RESULTS

To validate the effectiveness of the proposed SAR ADC design and dynamic bulk biasing
circuit, a prototype chip is fabricated in 0.18 µm CMOS technology. The capability to override
the PMOS bulk voltage generator with an off-chip bias voltage is added into the design to aid in
testing. To efficiently test several ADC designs, two separate ADC layouts are put on a single
chip. Each layout has its own supply and bias voltage inputs to ensure the designs are completely
separate. A micrograph picture of the full chip is shown in Figure 5-1, as well as a micrograph
picture of just one core design (Figure 5-2). The design is tested at a 0.2-V supply and a 5 kHz
sampling clock.

Figure 5-1: Micrograph picture of the entire chip layout.
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Figure 5-2: Micrograph picture of the ADC core with main blocks outlined.

Testbench Setup
Figure 5-3 shows a high-level block diagram of the testbench setup for the ADC. The
testbench consists of a custom designed printed circuit board (PCB) with the fabricated chip
soldered onto it, signal generators (Agilent N9310A, Stanford Research Systems DS360), power
supplies (Keithley 2231A-30-3, Agilent E3630A), logic analyzer (Agilent Technologies 1692A),
and an oscilloscope (Agilent Technologies DSO3102A). The raw digital output of the ADC is
collected using the logic analyzer and then sent to the computer to be processed and analyzed
with MATLAB. MATLAB is also used to control when the logic analyzer to correctly sample
the raw data outputs.
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Figure 5-3: Block diagram of testbench setup.

The custom two-layer PCB is designed to test the ADC is shown in Figure 5-4. Four SMA
connectors are soldered onto the PCB for each on-chip design to connect the inputs and clocks.
The input traces were made to be exactly symmetrical to reduce 2nd harmonic noise. The DC
voltages (supplies and bias voltages) are connected to the chip through the PCB via header pins.
Each DC line also had at least three decoupling capacitors (2.2 µF, 22 µF, and 1000 µF) to
reduce noise. Figure 5-5 shows a photograph of a fully soldered PCB with the chip and all
external components. To minimize the number of power supplies needed to test the design,
several of the bias voltages are generated from one supply using resistor voltage dividers.
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(a)

(b)

Figure 5-4: Custom PCB layout used for chip testing (a) top layer (b) bottom layer.

Figure 5-5: Photograph of fully soldered PCB.
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Static ADC Performance
Two important measurements of ADC linearity are differential nonlinearity (DNL) and
integral nonlinearity (INL). For an ideal 10-bit ADC, the output is divided into 210 uniform steps,
each with a width of one LSB voltage (390 µV in our case). The DNL error is defined as the
deviation from one LSB voltage between two analog values corresponding to adjacent digital
values. For example, if the ADC input changed by 1.5 LSB to make the digital output increment
by one, the corresponding DNL would be 0.5 LSB. An ideal ADC would have a DNL of zero.
INL is a measure of the deviation between the ideal output value and the actual measured output
value for a given input. The ideal transfer function of an ADC should be a straight line, so the
INL is the difference between the actual output line and the ideal output line. The INL can also
be calculated from the accumulation of DNL errors. DNL/INL errors are typically reported in
terms of the LSB voltage. The measured DNL and INL errors are shown in Figure 5-6 with the
maximum errors noted.

Figure 5-6: Measured DNL and INL.
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The DNL/INL plots are chosen to represent the average DNL/INL errors over the
numerous designs that were tested. The ADC has an average maximum DNL error of 0.45 LSB
and an average maximum INL error of 0.67 LSB.

Dynamic ADC Performance
To measure the dynamic ADC performance, a pure sinusoid is applied to the input, and the
output is reconstructed in MATLAB. Then, the MATLAB fft function is used to create a
frequency spectrum plot of the reconstructed output (Figure 5-7). From these frequency plots, the
signal to noise-plus distortion ratio (SNDR) and spurious-free dynamic range (SFDR) values can
be obtained.

Figure 5-7: Measured ADC output spectra at 0.2 V.

5.3.1

Spurious-Free Dynamic Range (SFDR)
SFDR is the ratio in dB of the fundamental input signal to the strongest spurious signal in

the output. It is a measure of how much the input signal has been distorted during the analog-to68

digital conversion. The SFDR measurement is taken when the input frequency is close to the
Nyquist frequency (2.5 kHz). Figure 5-7 shows the SFDR of the ADC is 65.9 dB.

5.3.2

Signal to Noise-Plus-Distortion Ratio (SNDR)
The SNDR is computed by taking the ratio (in dB) of the signal power to the power of all

other spectral components minus the DC offset. Using the frequency spectrum data, the SNDR is
calculated to be 54.9 dB for an input frequency near DC and 52.1 dB for a frequency near
Nyquist. Figure 5-8 shows a plot of the SNDR and SFDR as the input frequency is varied from
DC to 5 kHz. This plot shows that the ADC performance is stable for these applied frequencies.
At higher input frequencies the third harmonic dominates the ADC performance because of the
non-linearity of the input sampling switches.

Figure 5-8: Measured SNDR/SFDR vs. input frequency (VDD = 0.2 V, fs = 5 kHz)
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Figure 5-9 depicts the measured SNDR and SFDR vs. sampling rate. The input frequency is
maintained at 2.5 kHz and the supply is maintained at 0.2 V. The ADC exhibits stable
performance within the sampling frequency range from 3 to 13 kHz. Below 3 kHz, the leakage of
the input switches affects the SNDR. Above 13 kHz, the speed of the transistors is not sufficient
to maintain 11 bit cycles in each conversion period.

Figure 5-9: Measured SNDR/SFDR vs. sampling frequency (VDD = 0.2 V, fin = 2.5 kHz)

Power Consumption
The whole ADC totally consumes 22 nW at 0.2 V and 5 kS/s including the circuit leakage.
Because the circuit design is changing the typical bulk bias voltages, leakage current dominates
the total power consumption. The dynamic power consumption is significantly less at 12 nW.
Figure 5-10 depicts the power consumption distribution. The power consumption is broken down
in terms of digital logic, DAC and input switches, bulk bias generator, and clock generator.
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Figure 5-10: Power consumption distribution at VDD = 0.2 V, fs = 5 kS/s

Dynamic Bulk Bias Results
Dynamic bulk biasing is first tested by measuring the VB that is generated by the bulk bias
generator circuit as VREF changes from 0 to 0.2 V (Figure 5-11).

Figure 5-11: Measured output of bulk bias circuitry vs. VREF

71

When VREF is low, the dynamic bulk bias circuit will try to make the PMOS weaker than the
NMOS by making VB high. When VREF is high, VB should be low to force the PMOS to be
stronger than the NMOS. Figure 5-11 shows the dynamic bulk bias circuitry matches the
predicted behavior and is working as expected.
Another test is conducted by setting VDD to 0.2 V and sweeping the PMOS bulk voltage
from 0 to 0.2 V while measuring the SNDR. If the PMOS bulk voltage is too low or too high, the
ADC performance is poor, as shown in Figure 5-12. The VB generated by the dynamic bulk bias
circuitry is then measured to be 0.11 V, which is within the range of acceptable ADC operation.
This demonstrates the dynamic bulk biasing sets the VB voltage to ensure good ADC
performance.

Figure 5-12: Measured SNDR vs. overrided PMOS bulk voltage

To show how the dynamic bulk biasing protects the ADC from supply variation, 17 ADC
designs are tested while sweeping the supply voltage from 0.19 V to 0.28 V. The designs are
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each tested twice, once when the dynamic bulk biasing is enabled and once when VB is forced to
be in the middle of the functional range (90 mV). The results are shown in Figure 5-13. When
VDD is 0.19 V, the SNDR is poor with and without dynamic bulk biasing. This is because the
dynamic bulk biasing circuit guarantees functionality by equalizing the N/P strengths, but it does
not guarantee speed. With VDD at 0.19 V, the transistor speed is too slow for good functionality
at 5kS/s. As VDD is increased to 0.28 V, the SNDR will decrease and the ADC will eventually
fail without dynamic bulk biasing. With it enabled however, the ADC will continue to function
properly at 0.28 V and beyond.

Figure 5-13: Measured SNDR vs. VDD
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Next, 20 different ADC designs are tested at a VDD of 0.28 V to test the dynamic bulk
biasing results with process variations. With each design, the SNDR/SFDR and DNL/INL are
measured. The results are plotted in Figures 5-14 to 5-17. The dynamic bulk biasing stabilizes
the ADC performance from chip to chip. If the PMOS bulk were set to a constant value without
dynamic adjustments, almost half of the designs would fail as evidenced the plots. This proves
the enormous value of the dynamic bulk biasing circuitry.

Figure 5-14: Measured SNDR across 20 designs at 0.28 V

Figure 5-15: Measured SFDR across 20 designs at 0.28 V
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Figure 5-16: Measured maximum DNL across 20 designs at 0.28 V

Figure 5-17: Measured maximum INL across 20 designs at 0.28 V.
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SAR ADC Survey
Medium-resolution ADCs can be characterized by the Walden Figure-of-Merit (FoM),
which is a measurement of ADC power efficiency and is calculated using the following formula:
𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃

𝐹𝐹𝐹𝐹𝐹𝐹 = 2𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸 ∙𝑓𝑓𝑓𝑓,

(5.1)

where ENOB is the effective number of bits and fs is the sampling rate. The proposed ADC
achieves a Walden FoM of 11.9 fJ/conversion-step at 0.2 V and 8.8 fJ/conversion-step at 0.23 V,
a performance that is in-line with the other state-of-the-art designs. The ADC output spectrum
that provides the best FoM is shown in Figure 5-18.

Figure 5-18: Measured ADC output spectrum at 0.23 V

Table 5-1 summarizes the performance of the proposed SAR ADC and compares it to
various state-of-the-art designs that have similar specifications. Compared to other SAR ADC
designs, the proposed ADC achieves an excellent SNDR for operating at such a low supply.
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There is only one other published SAR ADC design that can operate at 0.2 V, and its speed and
SNDR are significantly less than the proposed design.

Table 5-1: ADC Performance summary and comparison
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6

CONCLUSION

Thesis Contributions
The contributions of this thesis are:
•

Designed and fabricated a 0.2-V fully-differential 10-bit SAR ADC using Cadence
software tools in 0.18 µm technology.

•

Designed and analyzed a novel dynamic bulk bias circuit, which is used to balance the
NMOS and PMOS drain currents to mitigate the negative effects of process and voltage
variations. This circuit significantly increases performance consistency across many
designs.

•

Designed a novel comparator that utilized ac coupling, stacked input pair, and a voltageboosted load capacitors to increase speed and reduce the comparator noise for suitable
operate at a 0.2-V supply.

•

Designed and fabricated PCB boards for chip testing; created scripts for data acquisition.

•

Measured the proposed ADC design and verified functionality and static/dynamic
performance.

•

Verified the effectiveness of the bulk biasing circuit by measuring 17 separate ADC
designs with and without dynamic bulk biasing bulk biasing. The results reveal dynamic
bulk biasing greatly improves ADC performance across different designs.
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Summary
This work presented the complete design of a 0.2-V 10-bit SAR ADC. The design
techniques to implement the various circuit blocks are discussed. This work also showed the
successful design of a dynamic bulk biasing circuit. A detailed analysis of the dynamic bulk bias
circuit is presented. This novel circuit causes the ADC to be significantly more robust by
dynamically adjusting the PMOS bulk voltage of the digital circuits to ensure the NMOS and
PMOS transistor strengths are balanced. The ADC and dynamic bulk bias circuits are fabricated,
tested, and verified to have a Walden FoM of 8.8 fJ/conversion-step.
Chapter 1 discusses the need for ultra-low supply voltage SAR ADCs in many
applications, especially those that involve energy harvesting. Energy harvesters can only operate
at a few hundreds of mV, and can provide many systems with a low-power energy source, but
require the ADC to operate at ultra-low power.
Chapter 2 outlines special considerations that must be taken into account in subthreshold
circuit design. Transistor I/V characteristics are explained and verified through simulation.
Subthreshold circuit design is possible but requires careful attention to noise and speed.
Subthreshold circuits are also incredibly sensitive to PVT variations, which must be addressed
for robust circuit performance. Dynamic bulk biasing offers a solution to this problem by
dynamically balancing the NMOS and PMOS strengths, even when the design experiences PVT
variations.
Chapter 3 presents an overview of the SAR ADC general architecture and operation. The
SAR ADC is the preferred architecture for medium-resolution low-power applications. Several
modifications of the general SAR ADC design are utilized to achieve higher speed and noise
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performance including asynchronous design, boosting comparator VCM, and a modified
monotonic capacitor switching scheme.
Chapter 4 details the transistor-level design of the major SAR ADC circuit blocks. This
chapter gives special attention to the design and operation of the dynamic bulk biasing circuitry.
The dynamic bulk biasing circuitry is analyzed in discrete-time and continuous time to determine
its properties.
Chapter 5 provides measurement results of the proposed SAR ADC. The static and
dynamic performance is displayed. The dynamic bulk biasing circuitry is proven to be functional
and effective in increasing performance stability. The performance metrics of the proposed
design are compared against other low supply SAR ADC designs.

Future Work
To continue researching SAR ADC designs with ultra-low supply voltages and dynamic
bulk biasing, the following ideas are suggested:
1. A chip could be fabricated to gain a better understanding of subthreshold circuit
models to determine the cause of the large leakage currents. The results could be
applied to minimize the power consumption due to leakage.
2. The dynamic bulk biasing circuitry could be tested while varying the temperature. This
analysis can also provide insight into subthreshold circuit operation at different
temperatures.
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